 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| hH TACHYON* Fibre Channel Interface Controller Product Overview HPFC-5000 Description TACHYON is a fundamental building block compatible with Hewlett-Packard's Fibre Channel solution which includes interface controllers, physical link modules, adapters, switches and disk drives. The TACHYON architecture supports both networking and mass storage connections to provide a low cost, high performance solution with low host overhead. DATA STRUCTURES IN THE HOST SFS INBOUND MFS MESSAGE BUFFER BUFFER QUEUE QUEUE QUEUE INBOUND DATA SCSI EXCHANGE STATE TABLE HIGH OUTBOUND PRIORITY COMMAND COMMAND QUEUE QUEUE OUTBOUND DATA INBOUND BLOCK MOVER INBOUND MESSAGE CHANNEL INBOUND SFS & MFS BUFFER CHANNELS BACKPLANE INTERFACE SCSI READ/WRITE CHANNEL OUTBOUND MESSAGE CHANNEL OUTBOUND BLOCK MOVER FCP ASSISTS SCSI BUFFER MANAGER SCSI EXCHANGE MANAGER Features * Single chip Fibre Channel interface (no I/O processor required) * Supports 1062.5, 531, and 266 MBaud links * Supports 3 topologies; direct connect, fabric, and Fibre Channel Arbitrated Loop (FC-AL) * Supports Fibre Channel Class 1, 2, and 3 Services * Supports up to 2-Kbyte frame payload for all classes of service * Sequence segmentation/ reassembly in hardware INBOUND DATA MANAGER SEQUENCE MANAGEMENT INBOUND SEQUENCE MANAGER ACKs OUTBOUND SEQUENCE MANAGER INBOUND DATA FIFO ACKs ACK FIFO OUTBOUND FRAME FIFO RECEIVE 20B/16B DECODER 10B/20B DE-MUX OS PROCESSOR/ CRC CHECKER OS/CRC GENERATOR 16B/20B ENCODER 20B/10B MUX TRANSMIT ELASTIC STORE/ SMOOTHING BUFFER * TACHYON (tak' - e - an) 1. a subatomic particle that only exists at speeds faster than the speed of light. 2. HP's Fibre Channel Interface chip. LOOP/ N_PORT STATE MACHINE GIGABIT LINK MODULE Figure 1. TACHYON Internal Block Diagram hH Features (continued) * Automatic ACK frame generation and processing * On-chip support of FCP for SCSI Initiators and Targets * Supports up to 16,384 concurrent SCSI I/O transactions * Compliant with Internet MIBII network management * Direct interface to industry standard 10 and 20-bit Gigabit Link Modules (GLM) * Hardware assists for TCP/ UDP/IP networking * Parity protection on internal data path * Eight internal DMA channels * Full duplex internal architecture that allows TACHYON to process inbound and outbound data simultaneously TACHYON BACKPLANE INTERFACE TAD [31:0] PARITY AVCS_L TYPE [2:0] READY_L PREFETCH_L GIGABIT LINK MODULE INTERFACE PAR_ID [1:0] GIGABIT LINK MODULE RX [19:0] RBC COM_DET L_UNUSE LCKREF_L RX BACKPLANE RETRY_L ERROR_L INT_L RESET_L TBR_L [1:0] TBG_L SCLK EWRAP FAULT TX [19:0] TX Specifications System Clock Frequency: 24-40 MHz backplane operation Operating Temperature: 0-50C @ 0 m/s airflow, 0-70C @ 1.5 m/s airflow Testability: Full internal scan path. IEEE Standard 1149.1 Boundary Scan Packaging: 208-pin metal quad flat pack Standards: Intended to be compliant with ANSI standards and FCSI/ FCA profile definitions SCAN TEST INTERFACE TDI TDO TCK TRST TMS LP2 RC TBC TXCLK_SEL CLOCK GENERATOR Figure 3. TACHYON Pin-out Block Diagram For technical assistance or the location of your nearest Hewlett-Packard sales office, distributor or representative call: Americas/Canada: 1-800-235-0312 or (408) 654-8675 BACKPLANE INTERFACE CHIP TACHYON GIGABIT LINK MODULE CLK Far East/Australasia: (65) 290-6305 Japan: (81 3) 3335-8152 Europe: Call your local HP sales office. Data Subject to Change Copyright (c) 1996 Hewlett-Packard Co. Printed in U.S.A. 5965-1215E (7/96) Figure 2. System Adapter Card Block Diagram |
Price & Availability of HPFC-5000
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |